



International Journal of Engineering Research and Science & Technology

ISSN : 2319-5991
Vol. 4, No. 2
May 2015



www.ijerst.com

Email: editorijerst@gmail.com or editor@ijerst.com

Research Paper

HIGH SPEED VEDIC MATHEMATICS MULTIPLIER USING COMPRESSORS

Modugu Vasmsi Krishna^{1*}, M Raja² and D Sailaja³

*Corresponding Author: **Modugu Vasmsi Krishna** ✉ vamsi.modugu@gmail.com

Multiplier design is always a challenging task; however many designs are proposed, the user needs demands much more optimized ones. Vedic mathematics provides some algorithms that evaluate fast results, both in mental calculations or hardware design. Power dissipation is continuously reduced by the use of Reversible logic. The reversible Urdhva Tiryakbhayam Vedic multiplier is one such multiplier which is effective both in terms of speed and power. In this paper the modified design increase the performance by maintain the design functionality without any degradation. The Total Reversible Logic Implementation Cost (TRLIC) evaluate the proposed design. This multiplier has application over designing Fast Fourier Transforms (FFTs) Filters and other applications of DSP like imaging, software defined radios, wireless communications.

Keywords: Reversible gates, Urdhva Tiryakbhayam, Vedic mathematics

INTRODUCTION

High speed arithmetic operations are very important in many signal processing applications. Speed of the Digital Signal Processor (DSP) is largely determined by the speed of its multipliers. In fact the multipliers are the most important part of all digital signal processors; they are very important in realizing many important functions such as fast Fourier transforms and convolutions. Since a processor spends considerable amount of time in performing multiplication, an improvement in multiplication speed can greatly improve system performance. Multiplication can be implemented using many algorithms such as array, booth, carry save, and wallace tree

algorithm. The computational time required by the array multiplier is less because the partial products are computed -independently in parallel. The delay associated with the array multiplier is the time taken by the signals to propagate through the gates that form the multiplication array.

Arrangement of adders is another way of improving -multiplication speed. There are two methods for this: Carry Save Array (CSA) method and Wallace tree method. In the CSA method, bits are processed one by one to supply a carry signal to an adder located at a one bit higher position. The CSA method has got its own limitations since the execution time depends on the number of bits of the multiplier. In the Wallace

¹ M.Tech Student, Department of ECE, Sree Kavitha Engineering College, Khammam, Telangana 507 112, India.

² Assistant Professor, Department of ECE, Sree Kavitha Engineering College, Khammam, Telangana 507 112, India.


³ Associate Professor, Department of ECE, Sree Kavitha Engineering College, Khammam, Telangana 507 112, India.

tree method, three bit signals are passed to a one bit full adder and the sum is supplied to the next stage full adder of the same bit and the carry output signal is passed to the next stage full adder of same number of bit and the then formed carry is supplied to the next stage of the full adder located at a one bit higher position. In this method, the circuit lay out is not easy.

Booth algorithm reduces the number of partial-products. However, large booth arrays are required for high speed multiplication and exponential operations which in turn require large partial sum and partial carry registers. Multiplication of two n-bit operands using a radix-4 booth recording multiplier requires approximately $n/(2m)$ clock cycles to generate the least significant half of the final product, where m is the number of booth recoded adder stages. Thus, a large propagation delay is associated with this case. The modified booth encoded Wallace tree multiplier uses modified booth algorithm to reduce the partial products and also faster additions are performed using the Wallace tree.


A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders. A variety of computer arithmetic techniques can be used to implement a digital multiplier. Most techniques involve computing a set of *partial products*, and then summing the partial products together. This process is similar to the method taught to primary schoolchildren for conducting long multiplication on base-10 integers, but has been modified here for application to a base-2 (binary) numeral system. Until the late 1970s, most minicomputers did not have a multiply instruction, and so programmers used a “multiply routine” which

repeatedly shifts and accumulates partial results, often written using loop unwinding.




Toffoli Gate

Figure 2 shows a 3*3 Toffoli gate The input vector is I(A, B, C) and the output vector is O(P,Q,R). The outputs are defined by P=A, Q=B, R=A(B xor C). Quantum cost of a Toffoli gate is 5. It has two control inputs.





Peres Gate

Figure 3 shows a 3*3 Peres gate (Ganesh kumar, 2012). The input vector is I(A,B,C) and the output vector is O(P,Q,R). The output is defined by P = A, Q = A⊕B. It is needs two Toffoli gates for its construction.




BVPPG Gate

BVPPG gate is a 5*5 reversible gate and its logic diagram is as shown in figure. Its quantum cost is 10. Ffoli representation of the BVPPG gate is a shown in the truth table of BVPPG is as shown in the Table 1.



The BVPPG gate is used to construct the partial product generator which has resulted in least number of gates, least quantum cost and least number of garbage outputs. The two product terms are available at the outputs R and T of the BVPPG gate with C and E inputs maintained constant at 0. The other outputs namely P, Q and S are used for fan-out of the multiplier operands




as shown in figure. This reduces the number of external fan-out gates to zero in our design which is main design feature. The proposed design is compared with the existing designs.

CNOT Gate

CNOT gate is also known as controlled-not gate. It is a 2*2 reversible gate. The CNOT gate can be described as:


$$I_v = (A, B) ; O_v = (P=A, Q=A \oplus B)$$

Iv and Ov are input and output vectors respectively. Quantum cost of CNOT gate is 1. Figure shows a 2*2 CNOT gate and its symbol.



NFT Gate

It is a 3x3 gate and its logic circuit and its quantum implementation is as shown in the figure. It has quantum cost five.






URDHVA TIRYAKBHAYAM MULTIPLICATION ALGORITHM

Urdhva Tiryakbhayam (UT) is a multiplier based on Vedic mathematical algorithms devised by ancient Indian Vedic mathematicians. Urdhva

Tiryakbhayam sutra can be applied to all cases of multiplications, viz., Binary, Hex and also Decimals. It is based on the concept that generation of all partial products can be done and then concurrent addition of these partial products is performed. The parallelism in generation of partial products and their summation is obtained using Urdhva Tiryakbhayam. Unlike other multipliers with the increase in the number of bits of multiplicand and/or multiplier the time delay in computation of the product does not increase proportionately. Because of this fact the time of computation is independent of clock frequency of the processor. Hence one can limit the clock frequency to a lower value. Also, since processors using lower clock frequency dissipate lower energy, it is economical in terms of power factor to use low frequency processors employing fast algorithms like the above mentioned. The Multiplier based on this sutra has the advantage that as the number of bits increases, gate delay and area increases at a slow pace as compared to other conventional multipliers.

OPTIMIZATION OF THE URDHVA TIRYAKBHAYAM MULTIPLIER

The conventional logic design implementation of a 2x2 Urdhva Tiryakbhayam multiplier using the irreversible logic gates is shown in the Figure. In the four expressions for the output bits are derived from this figure and is used to obtain the reversible implementation as shown in Figure. The circuit uses five Peres gates and one Feynman gate. This design has a total quantum cost of 21, number of garbage outputs as 11 and number of constant inputs 4. The gate count is 6. This design does not take into consideration the fan outs. The overall performance of the UT multiplier is scaled up by optimizing each





individual unit in terms of quantum cost, garbage outputs, etc.

IMPROVED 2X2 URDHVA TIRYAKBHAYAM MULTIPLIER

The design expressions can be logically modified so as to optimize the design. The new design makes use of one BVPPG, three Peres gates and a single Feynman gate. The design also takes into account the fan outs. One of the major design constraints of reversible logic is the fan out, other being loops not permitted. This means that the reversible logic circuit with multiple numbers of same inputs is not advisable. One way out is to use a separate fan out generator or to build a circuit that inherently takes care of fan outs using the reversible logic gates used in the design. This design has a quantum cost of 23, number of garbage outputs as 5, number of gates 5 and the number of constant inputs is 5.

The second design also considers the fan out using BVPPG, three Peres gates and one NFT gate as shown in the Figure 5. The quantum cost of the circuit is 24; number of garbage outputs as 4, number of gates 5 and the number of constant inputs is 5. I1, I2, I3 (Figure 5 and 6) and I4 (Figure 6) are the intermediate outputs that are used for fan-out purposes.





DESIGN OF 4X4 URDHVA TIRYAKBHAYAM MULTIPLIER

The Reversible 4X4 Urdhva Tiryakbhayam Multiplier design emanates from the 2X2 multiplier. The block diagram of the 4X4 Vedic Multiplier is presented in the Figure 6. It consists of four 2X2 multipliers each of which procures four bits as inputs; two bits from the multiplicand and two bits from the multiplier. The lower two bits of the output of the first 2X2 multiplier are entrapped as the lowest two bits of the final result of multiplication.

Two zeros are concatenated with the upper two bits and given as input to the four bit ripple carry adder. The other four input bits for the ripple carry adder are obtained from the second 2X2 multiplier. Likewise the outputs of the third and the terminal 2X2 multipliers are given as inputs to the second four bit ripple carry adder. The outputs of these four bit ripple carry adders are in turn 5 bits each which need to be summed up. This is done by a five bit ripple carry add which generates a six bit output. These six bits from the upper bits of the final result.

The design shown in consists of only HNG gates. The number of HNG gates is 4 if the ripple

carry adder is used in the second stage or five if the ripple carry adder is used in the last stage of the 4X4 Urdhva Tiryakbhayam Multiplier. The ripple carry adder can be modified as under. Since for any ripple carry adder the input carry for the first full adder is zero, this implicitly means the first adder is a half adder. Thus a Peres gate can efficiently replace a HNG. This cut down the quantum cost by two for any ripple carry adder and the garbage output by one. The Constant inputs and the gate count remain unchanged.




Since TRLIC is the sum of all these design parameters, it is commendable of having a least value of TRLIC. The proposed design of Reversible UT Multiplier is compared with as many as 11 different prominent multiplier designs in the literature in terms of Quantum cost, garbage outputs, number of gates, number of

constant inputs and also in terms of TRLIC values. This also includes a comparison with our Own previous design and the optimization is clearly evident from the table of comparison.


RESULTS

In our paper we design reversible VEDIC MULTIPLIER which makes use of Urdhva Tiryakbhayam sutra. This type of multiplier is mostly used in digital signal processors. The inputs to the design are a and b which are of 4 bit width, clk, and output S of 9 bit width. For example if a = 10, b = 15, output S = 150.


UT SCHEMATIC




UT RTL SCHEMATIC




UT WAVEFORM



PROPOSAL1 WAVEFORM



PROPOSAL2 WAVEFORM



	Delay (n.sec)	Memory (kilobytes)	LUTs	Power (mw)
UT with Proposed Design 1	19.109	165032	28	0.4375
UT with Proposed Design 2	17.192	164904	30	0.46875
Existed UT	17.306	164776	30	0.46875

CONCLUSION

Multiplication plays an important role in the processors. Reversible computation is an emerging area of research, having applications in numerous fields. In this paper a reversible Vedic multiplier is proposed using Urdhva Tiryakbhyam sutra. From the table it is proved that the proposed Design1 has low area and low power and for the proposed Design 2 has low delay. In this project for simulation and for synthesis Xilinx-ISE tool is used using target technology and performing placing and routing operation for system verification.

Proposal 1 power = 0.4375 mw

Proposal 2 power = 0.46875 mw

4*4 UT Multiplier = 0.46875 mw

REFERENCES

1. Bennett C H (1973), "Logical reversibility of Computation", *IBM J. Research and Development*, pp. 525 532, November 1973.
2. Bhagyalakshmi H R and Venkatesha M K (2012), "Optimized multiplier using Reversible Multi-Control Input Toffoli Gates", *VLSICS*, Vol. 3, No. 6, Dec.
3. Bhagyalakshmi H R and Venkatesha M K (2010), "An Improved Design of a Multiplier using Reversible Logic Gates," *IJEST*, Vol. 2, No. 8.

4. Fateme Naderpour and Abbas Vafaei (2008), "Reversible Multipliers: Decreasing the Depth of the Circuit", *ICECE*, 20-22 December 2008.
5. Feynman R (1985), "Quantum Mechanical Computers," *Optics News*, Vol. 11, pp. 11–20.
6. Fredkin E and Toffoli T (1982), "Conservative Logic", *Int'l J. Theoretical Physics*, Vol. 21, pp. 219-253.
7. Ganesh Kumar G and Charishma V (2012), "Design of high speed vedic multiplier using vedic mathematics techniques", *Int'l J. of Scientific and Research Publications*, Vol. 2, Issue 3, March 2012.
8. Landauer R (1961), "Irreversibility and Heat Generation in the Computational Process", *IBM Journal of Research and Development*, Vol. 5, pp.183-191.
9. Peres A (1985), "Reversible logic and quantum computers", *Phys. Rev. A*, Vol. 32, pp. 3266–3276.
10. Rakshith Saligram and Rakshith T R (2012), "Design of Reversible Multipliers for linear filtering Applications in DSP", *VLSICS*, Vol. 3, No. 6.
11. Rakshith Saligram and Rakshith T R (2012), "Novel Code Converter Employing Reversible Logic", *International Journal of Computer Applications (IJCA)*, August.
12. Rakshith T R and Rakshith Saligram, *Design of High Speed Low Power Multiplier using Reversible logic: a Vedic Mathematical Approach*, *Intl. Conf. on Circuit, Power and Computational Technologies*.
13. Swami Bharati Krsna Tirtha (1965), *Vedic Mathematics*, Delhi: Motilal Banarsidass publishers.
14. Vedic Mathematics: <http://www.hinduism.co.za/vedic.html>.



International Journal of Engineering Research and Science & Technology

Hyderabad, INDIA. Ph: +91-09441351700, 09059645577

E-mail: editorijerst@gmail.com or editor@ijerst.com

Website: www.ijerst.com

