International Journal of Engineering Research and Science & Technology

ISSN : 2319-5991
Vol. 5, No. 4
November 2016

www.ijerst.com

Email: editorijerst@gmail.com or editor@ijerst.com

International Journal of Engineering Research and Science & Technology

ISSN 2319-5991 www.ijerst.com
Vol. 5, No. 4, November 2016

Research Paper

FPGA BASED INTERFERENCE AWARE ADAPTIVE TRANSMIT POWER CONTROL AND BER TESTER UNDER VARIOUS CONDITION

A Janani[1]* and A Arafat Abdullah[2]

*Corresponding Author: A Janani ✉ janbu66@gmail.com

FPGAs have witnessed an increased use of dedicated communication interfaces. With their increased use, it is becoming critical totest and properly characterize all such interfaces. For the real time measurement of transmission performances in the OFDM transmitter, the realization of Bit Error Rate using FPGA is essential and efficient.The project implements a complete BER test in OFDM based wireless communication system.

Keywords: Bit-Error Rate (BER), Universal Asynchronous Receiver/Transmitter (UART), Pseudo Random Binary Sequence (PRBS), Orthogonal Frequency Division Multiplexing (OFDM)

INTRODUCTION

In a communication system, the data signal is sent from transmitter to receiver using the channel which acts as the medium of communication. The transmitted signal is corrupted by the channel in random manner (Yongquan Fan and Zeljko Zilic, 2008). Error free data transmission is essential in this decade due to its wide application in both military and commercial communication systems. The Bit Error Rate (BER) test acts as the fundamental measure for assessing the performance of the channel. The BER is the unit less ratio of the number of bit errors divided by total number of transmitted bits during a given time interval (Bit Error Rate: Fundamental Concepts and Measurement Issues). For example, a BER is measured for 1 billion bits means that 1 bit out of billion bits is, on average, read incorrectly. The amount of damage to the data is decreased and accuracy is increased by reducing the BER. The sequence generator is used for generating random data and is also known by the receiver in order to obtain accurate error free result. Pseudo Random Binary Sequence (PRBS) is commonly used for generating a random input data stream at the rate of 2^n-1. Initially, synchronization is achieved and as the data propagates the synchronization is lost

[1] Student, Department of Electronics & Communication Engineering, Vandayar Engineering College, Pulavarnatham, Thanjavur, Tamilnadu, India.

[2] Assistant Professor, Vandayar Engineering College, Pulavarnatham 613501, Thanjavur, Tamil Nadu, India.

due to delay occurrences in channel. In order to maintain the synchronization throughout the communication, pilot sequence is used at both transmitter and receiver side. The error rate is determined by comparing the received sequence with original sequence. In case of mismatch between the patterns, the error counter is increased. The result of the error rate measurement may be presented in many ways: As number or diagrammatic format. The number of bits being error is measured for each and every second. Mostly, the communication is focused on single channel not on multi-channel due to its complexity in testing the platform. Here, a multi-channel (i.e., for more than one channel) BER is introduced in order to minimize the computation time and power. In practice, the balance between the bandwidth and Signal to Noise Ratio (SNR) is maintained to maximize the channel capacity for an acceptable BER performance. They are designed to be interfaced with the Universal Asynchronous Receiver Transmitter (UART) of a host via RS-232. The received data is used for simulating eye diagram and quality factor are analysed.

BER BACKGROUND AND RELATED WORKS

BER is an important parameter in communication systems for achieving accuracy and reliability. In a digital communication system, either the channel or the communicating devices (sending and/or receiving end) can introduce distortion or cause errors. As modern communication interfaces are quite complex, besides inherent device and timing imperfections, the correctness and performance of communication interfaces depend on many design choices, such as types of waveforms used to transmit the information over the channel, the transmitter power, the characteristics of the channel (i.e., the amount of noise, the nature of the interference), and the method of demodulation and decoding.The results closely related to our work are explained in this section.

Yongquan Fan *et al.*, proposed a versatile BER testing procedure which is suitable to both presilicon and postsilicon method to characterize the quality of the communication. Both Bit Error Rate Tester (BERT) and Additive White Gaussian Noise (AWGN) are incorporated in a single FPGA, which is suitable for the testing and characterization of a wide range of signal communication interfaces and the results obtained are analyzed (Yongquan Fan and Zeljko Zilic, 2008). Ronald Holzlöhner et.al presented a novel linearization method to calculate accurate eye diagrams and Bit Error Rates (BERs) for arbitrary optical transmission systems and apply it to a Dispersion-Managed Soliton (DMS) system and the results are verified (Ronald Holzlöhner *et al.*, 2002). Further, the optical noise distribution at the receiver is calculated and from that accurate eye diagrams and Bit Error Rates (BERs) are obtained. Stefan Erb *et al.* identified that timing jitter is a major limiting factor for data throughput in serial high-speed interfaces, which forces an accurate analysis of the impact on system performance (Stefan Erb and Wolfgang Pribyl, 2012). Further, Histogram-based methods have been developed for this purpose, and can directly relate collected jitter distributions with the Bit-Error Rate (BER). A powerful class of tail fitting methods for jitter and BER analysis implemented and results are analyzed. Dongwoo Hong *et al.* analyzed that high-performance serial communication systems often require the Bit Error Rate (BER) to be at the level of 1012 or

lower. The excessive test time for measuring such a low BER is a major hindrance in testing communication systems. Jitter spectral information extracted from the transmitted data and some key characteristics of the clock and data recovery (CDR) circuit is used to estimate the BER effectively without comparing each captured bit for error detection (Dongwoo Hong *et al.*, 2006). This thesis is efficient by means of power consumption due to parallel pipelined architecture.

ARCHITECTURE

The BER architecture as shown in Figure 4 is valid only for long number of bits. BER is an indication of how often data has to be retransmitted because of an error. The master clock provides a frequency of about 50 MHZ and is supplied to the clock manager. It increases or decreases the frequency according to the individual block needed. Multiplier increases the frequency and decimator decreases the frequency.

PRBS

The basic setup for measuring bit error rate includes the Pseudo-Random Bit Stream (PRBS) generator and an error detection comparator. The information source generates a PRBS at the rate 2n-1, where n is the total number of bits. PRBS is generated using Linear Feedback Shift Register (LFSR). LFSR is a shift register whose input bit is a linear function of its previous state. Here linear function used is XOR. The bit positions that affect the next states are called Taps. The Taps are XOR sequentially with the output bit and then fed back in to the leftmost bit. LFSR has finite number of states and repeats its cycle until a state which contains all zeros is obtained. Appropriate time management reduces the number of errors over the communication channel. The output of the shift register bank, which is either 0 or 1, is purely at random, whereas the sequence length and shift clock frequency (i.e., the bit rate) are both limited. In this sense, the sequence is pseudorandom generator consist of n-tap shift register bank. A pseudorandom sequence will be generated, if the initial states of the shift registers are not wholly zeroed [6]. Five shift register is taken into account for generation of random data. The bit positions that affect the next states are called Taps. The output of last flip flop is tapped with the previous

Figure 1: Structure of LFSR



Figure 2: RTL Schematic of PRBS Generation



flip flop output and so on as shown in Figure 1. The Taps are XOR sequentially with the output bit and then fed back in to the leftmost bit. The LFSR architectures can also face fan-out issues due to the large number of nonzero coefficients especially in longer generator polynomials. A maximum-length LFSR produces an m-sequence (i.e., it cycles through all possible 2n-1 states within the shift register except the state where all bits are zero), unless it contains all zeros, in which case it will never change.

The Register Transfer Level (RTL) shows the input and output of the generation of the data as shown in Figure 2. The m_clk and start_in acts as the input and prbs_out acts as the output. As the clock signal goes high, the lfsr_reg‘ starts to generate the random data by shifting the last bit of every data sequence to the front end as shown in Figure 3. The clk_sig‘ is generated from the master m_clk‘ to reduce the speed of the process and to interface with the processor.

Transmitter

Line encoding technique helps to convert the Unipolar Non-Return to Zero (NRZ) sequence into Unipolar Return-to-Zero (RZ) sequence. As the channel bit rate increases, the optical modulation becomes essential. To maintain the synchronization between sender and receiver, noise and jitter parameters should be avoided. The voltage and current controller provides the power needed for the optical modulation. The modulated signal is send to the communication channel through Optic Cable, i.e., Single Mode Fiber Optical Channel (SMFOC). The data is passed through the channel as single ray of light.

Figure 3: PRBS Sequence



Receiver

In the proposed method the entire communication system is integrated on an FPGA. Speedy calculations are made possible by parallel circuitry of FPGA. Its memory bandwidth is high. Due to flexibility, FPGA is the most likely choice for implementing BERT.

The proposed BERT is used to test the integrity of the Telemetry system by calculating its error rate. It indicates how effectively the Telemetry system can receive the data without altering the actual data using *Reed Solomon Forward Error correction control***.**

Compared to traditional BER test products, our scheme can test BER under different noise conditions. The whole system is implemented as an IP core, suitable for a single FPGA device counter module generates the baud rate clock at

Figure 4: Architecture of BERT



the rate of 9600 for data acquisition to update the real-time performance of the system and generates clk_sig' from the master clock. The bit shift controller provides necessary information to the byte shift controller through cnt2' regarding the status of the shifting data. Byte shift controller intimates the mux1' regarding the transmission completion of a byte through cnt3'. Hence, the mux1' initiates the second byte transmission. Once, all the data transmission is completed, data_rd' terminate the communication and return to its original state. The same process takes place for all transfer of data using this application.

Figure 5: UART-RS232 Communication Protocol



UART

A Universal Asynchronous Receiver-Transmitter (UART) is developed with RS232 protocol in FPGA for data acquisition. UART is the important component for serial communication in computer. The Universal Asynchronous Receiver/ Transmitter (UART) takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes. Transmitting and receiving UARTs must be set at the same baud rate, character length, parity, and stop bits for proper operation. The data which is generated using LFSR is sent through this communication and received using the same architecture as shown in Figure 5 with the help of the FPGA. Further, FPGA helps in faster communication of data rather than the normal speed. The data which is to be transmitted is initially stored in a data buffer and later transmitted to communication frame planer for every rising edge of the data_rd'. Each byte is split into bits for transferring purpose. The data are forwarded into the mux1' and then to Parallel In serial Out Shift Register (PISOSR). The shift register transmits one bit at a time to the output txd' through mux2'. The transmitted output data is sdata(0)' for every rising edge of the clk_sig'. stop bit' is used for stopping the communication. The master clock signal is referred as m_clk'.The high speed baud rate.

As the clock is set to high and input data is set the shifting process takes place for the given data. The data which is sent to the receiver is shifted to the front end. A complete 8' shift indicates that one byte is sent to the receiver. Followed by data bits, arrival of 1'indicates that the data transmission is terminated.

DESIGN FLOW

The basic concept of BER measurement is sending a data stream to a Device Under Test (DUT), compare the output ofthe DUT with its input, and differences are registered as errors and evaluated (Wolfgang Freude *et al.*, 2012).

Outline

The measurement process consists of transmitter, receiver, and pilot sequence for synchronization. This sequence is present in input PRBS generator and in receiver. It consists of

Figure 6: Orthogonality



two mode of operation namely synchronizing mode and monitoring mode. The PRBS generator at the transmitter is configured such that it senses synchronization sequence upon reset (or) power up.

Once the valid synchronization is detected, then BERT is tuned to the monitoring mode. Once synchronization is achieved, there won't be any response to the receiving data. Both the states should be monitored continuously in order to check the mode of operation.

OFDM is the method used for as a digital multi carrier modulation. In digital communication systems require each channel to operate at a specific frequency and with a specific band width.orthogonal frequency division multiplexing in which a single channel utilizes multiple subcarriers on adjacent frequencies.in addition the subcarrier in an OFDM system are overlapping to maximize spectral efficiency. Ordinarily, overlapping adjacent channels can interference with another.however,subcarriers in an OFDM system are preciously orthogonal to one another.thus they are able to overlap without interfacing.

Confidence Level

The confidence level is defined as the probability, basedon a set of measurements, that the actual probability (Measured BER) of an event is better than some specified level (Error BER) as shown in Figure 6. Many components in digital communication systems must meet a minimum specification for the probability of bit error. The probability can be estimated by comparing the output bit pattern with a predefined pattern applied to the input.

$$CL = 1 - e^{-N_{bits} * BER}$$

where N_{bits} is the number of bits and BER is the ratio of error bits/no of bits transmitted. If the transmission system had a BER of 1012 and running at 155 Mb/s, the average time between errors would be 10,000 seconds. At 3600 seconds in an hour, the average time between errors would be nearly 3 hours. There is a need of more than just one-error event "to have any confidence at all in stating an error rate".

Figure 6: FFT of All the Four Sub-Carriers



EXPERIMENTAL RESULTS AND DATA ANALYSIS

For the wireless communication, the OFDM systems are able to maximize spectral efficiency without causing adjacent channel interference. BER is often caused through the multipath characteristics of a wireless communications channels note that when transmitting an electromagnetic wave over a long distance, the signal passes through a variety of physical mediums free communication is digital communication there are many effects that are not easy to investigate; software simulation and FPGA implementation of the system makes us to understand more clearly about the development of the system. The data which is received throughis received through UART communication is received and checked for error. The corresponding data logging is provided. The confidence level ensures that the communication is more efficient.

In the proposed method the entire communication system is integrated on an FPGA. Speedy calculations are made possible by parallel circuitry of FPGA. Its memory bandwidth is high. Due to flexibility, FPGA is the most likely choice for implementing BERT.

The proposed BERT is used to test the integrity of the Telemetry system by calculating its error rate. It indicates how effectively the Telemetry system can receive the data without

Figure 7: OFDM Signal



Figure 8: BER for QPSK Modulation



Figure 9: Received Signal



altering the actual data using *Reed Solomon ForwardError correction control*.

Compared to traditional BER test products, our scheme can test BER under different noise conditions. The whole system is implemented as an IP core, suitable for a single FPGA device is received through UART communication is received and checked for error. The corresponding data logging is provided. The confidence level ensures that the communication is more efficient.

Table 1: Real Time Data Logging Data Id 1

Data ID	1
Date	1/22/2014 9:40
Error Bit	33016
Bit Error Rate	2.06E+03
Confidence Level	1.00E+00
Data ID	2
Date	1/22/2014 9:40
Error Bit	0
Bit Error Rate	0.00E+00
Confidence Level	0.00E+00
Data ID	34133
Date	1/22/2014 9:41
Error Bit	0
Bit Error Rate	0.00E+00
Confidence Level	0.00E+00
Data ID	34134
Date	1/22/2014 9:41
Error Bit	0
Bit Error Rate	0.00E+00
Confidence Level	0.00E+00

Figure 10: Bit Error Rate



The data logging table contains data id, data acquisition time, total number of error bits/sec, BER/sec and confidence level. The BER is calculated from the number of error bits and bit rate of the communication link and it is widely recognized in digital communication (Fan *et al.*, 2006). The value of the BER is substituted to calculate the confidence level. Regardless of the generation scheme, going down to low error rates requires many samples just to exhibit errors for BER = 10-12 at a 1 GHz data rate, it takes 3 h (assuming running 1013 bits to guarantee a 10-12 BER level). In production, the normal practice to qualify the BER performance at such low levels is through extrapolation. The error bits logged on 22 January 2014 is shown in Table 1 and the corresponding graph is shown in Figure 10. The plot is between the BER Vs time and it shows that the number of the errors reduced with respect to the time (in seconds).

CONCLUSION

BER of digital communication system is an important figure of merit used to quantify the

integrity of data transmitted through the system. Testing for a finite length of time yields the estimate of the probability that a bit will be received as error. Thus, a BER is measured by performing the test for the limited duration and calculating the number of errors encountered in the known number of transmitted bits. The data rate at which bits enter the transmission channel is 155mbps. Timing is a most critical task in the designing phase leads to a reduction in the number of the transmission errors. Detecting timing problems early in the design process not only saves time but also permits much easier implementation of design alternatives. FPGA used here makes the data transfer faster as well as error free communication. The eye diagram which is generated shows that the synchronization between the transmitter as well as the receiver is good. Further, parallel operation and serial communication helps in reducing the error to greater extent.

REFERENCES

1. Bit Error Rate: Fundamental Concepts and Measurement Issues.
2. Dongwoo Hong, Chee-Kian Ong and Kwang-Ting (Tim) Cheng (2006), "Bit-Error-Rate Estimation for High-Speed Serial Links", *IEEE Transactions on Circuits and Systems—I: Regular Papers*, Vol. 53, No. 12.
3. Fan Y, Cai Y, Fang L, Verma A, Burcanowski B, Zilic Z and Kumar S (2006), "An Accelerated Jitter Tolerance Test Technique on ATE for 1.5 GB/s and 3 GB/s Serial-ATA", in *Proc. IEEE ITC*, pp. 1-10.
4. Ippei Shake, Hidehiko Takara and Satoki Kawanishi (2004), "Simple Measurement of Eye Diagram and BER Using High-Speed Asynchronous Sampling", *Journal of Lightwave Technology*, Vol. 22, No. 5.
5. Newcombe E A and Pasupathy S (1982), "Error Rate Monitoring for Digital Communications", *Proc. IEEE*, Vol. 70, No. 8, pp. 805-825.
6. Ronald Holzlöhner, Grigoryan V S, Menyuk C R and Kath W L (2002), "Accurate Calculation of Eye Diagrams and Bit Error Rates in Optical Transmission Systems Using Linearization", *Journal of Lightwave Technology*, Vol. 20, No. 3.
7. Stefan Erb and Wolfgang Pribyl (2012), "Design Specification for BER Analysis Methods Using Built—In Jitter Measurements", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 20, No. 10.
8. Wolfram S (1986), "Random Sequence Generation by Cellular Automata", *Advances in Applied Mathematics*, Vol. 7, pp. 123-169.
9. Wolfgang Freude, René Schmogrow, Bernd Nebendahl, Marcus Winter, Arne Josten, David Hillerkuss, Swen Koenig, Joachim Meyer, Michael Dreschmann, Michael Huebner, Christian Koos, Juergen Becker and Juerg Leuthold (2012), "Quality Metrics for Optical Signals: Eye Diagram", Q-factor, OSNR, EVM and BER, ICTON.
10. Yongquan Fan and Zeljko Zilic (2008), "BER Testing of Communication Interfaces", *IEEE Transactions on Instrumentation and Measurement*, Vol. 57, No. 5.

International Journal of Engineering Research and Science & Technology
Hyderabad, INDIA. Ph: +91-09441351700, 09059645577
E-mail: editorijlerst@gmail.com or editor@ijerst.com
Website: www.ijerst.com