



International Journal of Engineering Research and Science & Technology

ISSN : 2319-5991
Vol. 1, No. 2
April 2015



*2nd National Conference on "Recent Advances in Science
Engineering & Technologies" RASET 2015*

Organized by

Department of EEE, Jay Shriram College of Technology, Tirupur, Tamil Nadu, India.



www.ijerst.com

Email: editorijerst@gmail.com or editor@ijerst.com

Research Paper

SINGLE POWER CONVERSION AC-DC CONVERTER WITH HIGH POWER FACTOR AND HIGH EFFICIENCY

S Manivel¹, G Ranjithkumar^{1*} and S Tamileniyan¹

*Corresponding Author: **G Ranjithkumar** ✉ ranjithxuv@gmail.com

This paper proposes a single power-conversion ac-dc converter with high power factor and high efficiency. The proposed converter is derived by integrating a full-bridge diode rectifier and a series-resonant active-clamp dc-dc converter. To obtain a high power factor without a power factor correction circuit, this paper proposes a novel control algorithm. The proposed converter provides single power-conversion by using the novel control algorithm for both power factor correction and output control. Also, the active-clamp circuit clamps the surge voltage of switches and recycles the energy stored in the leakage inductance of the transformer. Moreover, it provides zero-voltage turn-on switching of the switches. Also, a series-resonant circuit of the output-voltage doubler removes the reverse-recovery problem of the output diodes. The proposed converter provides maximum power factor 0.995 and maximum efficiency of 95.1% at the full load. The operation principle of the converter is analyzed and verified. Experimental results for a 400 W ac-dc converter at a constant switching frequency of 50 kHz are obtained to show the performance of the proposed converter.

INTRODUCTION

The ac-dc converter consists of a full bridge diode rectifier, a dc link capacitor and a high frequency dc-dc converter. These converters absorb energy from the ac line only when the rectified line voltage is higher than the dc link voltage. Therefore, these kinds of converters have a highly distorted input current, resulting in a large amount of harmonics and a low power factor. To solve the harmonic pollution caused by ac-dc converters, number of power factor correction. The PFC ac-

dc converter can be implemented by using two power-processing stages. The PFC input stage is used to obtain high power factor while maintaining a constant dc-link voltage. Most PFC circuits employ the boost converter. The output stage, which is a high frequency dc-dc converter, gives the However, two-stage ac-dc converters raise power losses and the manufacturing cost, eventually reducing the system efficiency and the price competitiveness. In efforts to reduce the component count, the size, and the cost, a


¹ Department of Electrical and Electronics Engineering, Jay Shriram Group Of Institutions Tirupur-India.

number of single-stage ac-dc converters have been proposed and developed. The main idea is that a PFC input stage and a high frequency dc-dc converter are simplified by sharing common switches so that the PFC controller, the PFC switch, and its gate driver can be eliminated. Most single-stage ac-dc converters in low-power application employ single-switch dc-dc converters such as flyback or forward converters. These converters are simple and cost-effective. They have low switching losses because of the zero-voltage switching (ZVS) operation of the power switches. However, the conventional single-stage ac-dc converters have high voltage stresses or a low power factor in comparison with the two-stage ac-dc converter. Also, the PFC circuit used in the single-stage ac-dc converter requires the dc-link electrolytic capacitor and the inductor. The dc-link electrolytic capacitor and the inductor raise the size and the cost of the converter. Two-stage ac-dc converters consist of two power-processing stages with their respective control circuits. However, two-stage ac-dc converters raise power losses and the manufacturing cost, eventually reducing the system efficiency and the price competitiveness. In efforts to reduce the component count, the size, and the cost, a number of single-stage ac-dc converters have been proposed and developed. The main idea is that a PFC input stage and a high frequency dc-dc converter are simplified by sharing common switches so that the PFC controller, the PFC switch, and its gate driver can be eliminated. The forward converters are more cost efficient. Two ac-dc converters raise the power losses and manufacturing cost, eventually reducing the system efficiency and the price competitiveness. They have high switching losses, eventually reducing the system efficiency and the

price competitiveness of the PFC circuit. It implies the dc link capacitor is in effort to reduce the component count, the size and the cost. A number of single-stage ac-dc converters have been proposed and developed. The converters are simple and cost-effective. The main idea is that a PFC input stage and a high frequency dc-dc converter have high switching power losses. Single are simplified by sharing common switches so that the PFC controller is dc converter based on the asymmetrical plus PFC switches and its gate is to be terminated. Most single-stage ac-dc converter bandwidth modulations. Compare conventional N-verter low-power application employ single-switch dc-dc converters in single stage ac-dc converter with dc link electrolyte such as flyback or forward converters. These converters are simple and the electrolytic capacitor. This approach is mostly used cost-effective. However, they have high switching power losses because of for single switching ac-dc converters its provides the hard-switching operation of the power switch. To overcome the drawback, ideas the low efficiency to the light emitting of single stage ac-dc converters based on the asymmetrical pulse width modulation of the diode provides the current mode of power factor (APWM) half-bridge converter have been proposed they have switching supply is reduced by the power factor provides the zero voltage

This approach is mostly applied to single-switch PFC ac-dc converters. Compared to the conventional single-stage ac-dc converters with the dc-link electrolytic capacitor, the

The objectives of this proposed the single power conversion of ac-dc converter with high power factor and high power efficiency. It



composed of full bridge rectifier and a series resonant active clamp dc-dc converter. to obtain high power factor the without the PFC stage, novel control algorithm. The active clamp circuit clamps the surge voltage of switches and recycles the energy stored in the leakage. Moreover it provides ZVS operations of the switch

Provides ZVS operation of the switches. Also a resonant circuit of the output voltage doubler removes the reverse recovery problem of the

output diode by zero current switching (ZVS) operations. Two stages ac-dc converter has tow processing stages with their respective control circuits. The boost type PFC converter used involtage contmost PFC stages requires the link electrolytic capacitor and the inductor. PFC converter used in most PFC input stages requires the dc link electrolytic capacitor the dc-link electrolytic capacitor and the inductor. Two control circuits, the dc-link capacitor and the inductor raise the size, weight and the cost of the converter and reduce the price competitiveness. On the other hand, the advantage is to decouple control of the dc-link capacitor voltage from that of the output voltage and realize much tighter output control. Therefore two stage ac-dc converters are preferred option when reliability is more important concerns than cost per unit. shows the schematic diagram of the voltage conventional single-stage ac-dc converter. It comprises a full-bridge diode rectifier, a PFC circuit, a high frequency dc-dc converter, and a control circuit for output control. The PFC circuit and the high frequency dc-dc converter are simplified by sharing common switches for eliminating the PFC switch and the control circuit for the PFC circuit as shown in. That is, single-stage ac-dc converters have only one control circuit. Thus, the output voltage. third single-stage ac-dc converters require the dc-link electrolytic capacitor and the inductor for the PFC circuit, just like two stage converters. Finally, the conventional single-stage ac-dc converters have high voltage stresses or low power factor in comparison with two stage ac-dc converters of the single power-conversion ac-dc converter. It consists of a full-bridge diode rectifier, a high frequency dc-dc converter, and a control circuit. That is, the single power-conversion ac-dc converter has also one control circuit because it has no PFC circuit.

However, it requires the control algorithm for both PFC and output control, unlike single-stage ac–dc converters. Also, it has a large ac-dc second-harmonic ripple component reflected at the output voltage in comparison with two-stage and single-stage converters because it has no dc-link electrolytic capacitor

However, the single power-conversion ac–dc converter provides a simple structure, a low cost, and low voltage stresses because it has no PFC circuit composed of the inductor, power switching devices and the dc-link of electrolytic capacitor. Therefore, the single power-conversion ac–dc converter is preferred option when the cost per unit is more important concerns than reliability.

Provides ZVS operation of the switches. Also a resonant circuit of the output voltage doubler removes the reverse recovery problem of the output diode by zero current switching (ZVS) operations. Two stages ac-dc converter has two processing stages with their respective control circuits. The boost type PFC converter used in most PFC stages requires the link electrolytic capacitor and the inductor. PFC converter used in most PFC input stages requires the dc link electrolytic capacitor the dc-link electrolytic capacitor and the inductor. Two control circuits, the dc-link capacitor and the inductor raise the size, weight and the cost of the converter and reduce the price competitiveness the output voltage is easily regulated by a controller and the power factor is strongly influenced by the design of the PFC circuit. However, single-stage ac–dc converters have several disadvantages. First, the power factor is also related to the controller, indicating that the variation of the load or the input voltage will change the power width.

CHARACTERISTICS AND OPERATION PRINCIPLE OF PROPOSED AC–DC CONVERTER

Concept of the Single Power-Conversion AC–DC Converter: This shows the schematic diagram of the conventional two-stage ac–dc converter. It comprises a full-bridge diode rectifier. Proposed single power-conversion ac–dc converter and the control block diagram of the main switch $S1$, an auxiliary switch $S2$, and a clamp capacitor C_c . The switch $S1$ is modulated with a duty ratio D and the switch $S2$ is complementary to $S1$ with a short dead time the active-clamp circuit serves to clamp the voltage spike across $S1$ and to recycle the energy stored in the leakage inductance of the transformer T . Also, it provides ZVS turn- of $S1$ and $S2$. The series-resonant circuit is composed. The steady-state operation of the proposed converter includes six modes in one switching period T_s . The operating modes and theoretical waveforms of the input side and the output side are The rectified input voltage V_i is $|v_{in}| = |V_m \sin \omega t|$, where V_m is the amplitude of the input voltage and ω is the angular frequency of the input voltage. Prior to Mode 1, the primary current i_1 is a negative direction and the secondary current i_2 is zero. **Mode 1** [t_0, t_1]: At the time t_0 , the voltage v_{s1} across $S1$ becomes zero and $Ds1$ begins to conduct power. After the time t_0 , $S1$ is turned on. Since i_1 started flowing through $Ds1$ before $S1$ was turned on, $S1$ achieves the ZVS turn-on.

Operation Principle of the Proposed Circuit: Shows the proposed single power-conversion ac–dc converter and the control block diagram. The high frequency dc–dc converter used in the proposed converter combines an active-clamp

circuit and a series-resonant circuit across the power transformer T . The active-clamp circuit is composed since V_i is approximately constant for a switching period T_s , the magnetizing current i_m increases linearly with the following slope:

$$dm/dt = v_t/L_m \quad \dots(1)$$


During this interval, the input power is directly transferred to the output stage of the transformer. The difference between i_1 and i_m is reflected to the secondary current i_2 . The secondary

$$v_2 = nV_i \quad \dots(2)$$

where the turns ratio n of the transformer is given by N_s/N_p . Since C_o is sufficiently large, the resonant equivalent capacitance C_r is $(C_1 + C_2)$. Thus, D_1 is conducting and L_{lk} resonates with C_r while the equations of the series-resonant circuit can be written as follows: secondary current i_2 flows. equations of the series-resonant circuit can be written as follows: **Mode 2 [t_1, t_2]:** At the time t_1 , i_1 changes its direction to positive. L_{lk} and C_r still resonate similar to Mode 1. **Mode 3 [t_2, t_3]:** At the time t_2 , i_2 becomes zero and D_1 is maintained in the on-state with the zero current. i_1 and i_m are equal during this interval. Therefore, i_1 terminates the first resonance and terminates the first resonance and increases linearly as


Mode 4 [t_3, t_4]: At the time t_3 , S_1 is turned off and D_1 is turned off with the zero current. The ZCS turn-off of D_1 removes its reverse-recovery problem. The voltage v_{s2} across S_2 becomes zero and the body diode D_{s2} begins to conduct power. After the time t_3 , the ZVS turn-on of the auxiliary switch S_2 is achieved. Since the clamp voltage V_c is approximately constant during a switching period T_s , i_m decreases linearly. **Mode 4 [t_3, t_4]:** At the time t_3 , S_1 is turned off and D_1 is turned off with the zero current. The ZCS turn-off of D_1 removes its reverse-recovery problem. The voltage v_{s2} across S_2 becomes zero and the body diode D_{s2} begins to conduct power. After the time t_3 , the ZVS turn-on of the auxiliary switch S_2 is achieved. Since the clamp voltage V_c is approximately constant during a switching period T_s , **Mode 1 [t_0, t_1]:** At the time t_0 , the voltage v_{s1} across S_1 becomes zero and D_{s1} begins to conduct power. After the time t_0 , S_1 is turned on. Since i_1 started flowing through D_{s1} before

S_1 was turned on, S_1 achieves the ZVS turn-on. the switches S_1 and S_2 are ideal except for their body diodes D_1, D_2 and capacitances C_1, C_2 ; the input voltage. an ideal transformer with the magnetizing inductance L_m connected in parallel with the primary winding N_p , and the leakage inductance L_{lk} connected in series with the secondary winding N_s . Therefore, the single power-conversion ac-dc converter is preferred option when the cost per unit is more important concerns than reliability. one switching period T_s is much shorter than the period. the output voltage V_o is constant because the capacitance of the output capacitor C_o is sufficiently large & similar. The steady-state operation of the proposed converter includes six modes in one switching period T_s . The operating modes and theoretical






waveforms of the input side and the output side are The rectified input voltage V_i is $|v_{in}| = |V_m \sin \omega t|$, where V_m is the amplitude of the input voltage and ω is the angular frequency of the input voltage. Prior to Mode 1, the primary current i_1 is a negative direction and the secondary current i_2 is zero. The switch S_1 is modulated with a duty ratio D and the switch S_2 is complementary to S_1 with a short dead time. The active-clamp circuit serves to clamp the voltage spike across S_1 and to recycle the energy stored in the leakage inductance of the transformer T . Also, it provides ZVS turn-on of S_1 and S_2 . During this mode, the input power is transferred to the output stage like in Mode 1. The voltage across L_{lk} is the difference between the secondary winding voltage v_2 and the resonant capacitor voltage v_{c2} . Since the equivalent clamp capacitor C_c/n_2 is much larger than C_r , the resonant effect of C_c is negligible in the series-resonant network that is composed of C_c/n_2 , C_r , and L_{lk} . Therefore, i_2 begins to resonate again by L_{lk} and C_r similar to the first series resonance in Mode 1 where V_{c2} is the average voltage of C_2 . The angular resonant frequency ω_r and the impedance Z_r are equal to (6). From (9) and (12), i_1 decreased by the second series resonance. S_2 turn-on $V_1 = DV_i / (1 - D)$, from the volt-second balance law of the magnetizing inductance L_m , the average voltages across the resonant capacitors C_1 and C_2 Mode 6 $[t_5, t_6]$: At the time t_5 , i_2 becomes zero and D_2 is maintained to the on-state with the zero current. i_1 and i_m are equal during this mode. Therefore, terminates the series resonance and decreases linearly as (9). At the end of this mode, D_2 is turned off with the zero current. The ZCS turn-off of D_2 removes its reverse-recovery problem. With the average voltage across the primary winding N_p The voltage controller attempts to minimize

the error value as the difference between V_o,ref and the measured output voltage by adjusting i''_o , that is, i''_o is calculated by the voltage controller, and then i''_o is calculated by the PFC rule. In order to realize the PFC rule, synchronization with input voltage v_{in} is necessary. Since V_i includes the information about the amplitude and the phase of v_{in} , the synchronization with v_{in} implemented by using $v_t \cdot v_{in}$ is implemented by using V_i .



SUBSYSTEM





Mode 5 [t₄, t₅]: At the time t₄, L_{lk} and C_r still resonates similar to Mode 4. In addition, i_l may change its direction during this interval based on the designed resonant frequency fr.


The proposed converter has no PFC circuit. Therefore, to obtain a high power factor, it requires the control algorithm for both PFC and output control. The duty ratio D according to the input current i_{in} is hard to control because the relation of D and i_{in} is nonlinear. To achieve good controllability, the nonlinear system needs to be transformed into the linear system by the feedback linearization. Δi_m is current variations of i_m for one switching period T_s . The ripple component of V_c can be neglected by the large clamp capacitor value. D is obtained by adding ΔD to D_n where $H_i(s)$ and $H_v(s)$ are current sensor gain and voltage sensor gain, respectively. The small signal transfer functions of the duty ratio-to-output current and the output current-to-voltage, respectively. D_n is decoupled from i_{in} and the relation of ΔD and Δi_m is linear. Also, the rectified input current variation Δi_l is equal to the primary current variation $\Delta i_1 = \Delta i_m$ because $\Delta i_1 = \Delta i_2 / n$ is zero. Thus, the relation of i_l and D is linear. In conclusion, the nonlinear system becomes the first order linear system by controlling D . The inner loop is the current control loop and the outer loop is the output voltage control loop. The proposed control system is analyzed by using a small signal model. The crossover frequency of the open-loop transfer function $T_v(s)$ for the voltage controller is chosen much smaller than the open-loop transfer function $T_i(s)$. The proportional gain K_{pc} of $C_{ic}(s)$ is set up to be high enough to ensure the high bandwidth and make i_o track its current reference i_o^* rapidly. The proportional gain K_{pv} of $C_{vc}(s)$ is turned as small as where the variables $i_o(s)$, $v_o(s)$, and $d(s)$ are the small signals of i_o , V_o , and D , respectively. The PI compensator for the outer voltage loop $C_{vc}(s)$ and the P compensator for

Control Algorithm: The proposed converter has no PFC circuit. Therefore, to obtain a high power factor, it requires the control algorithm for both PFC and output control. The duty ratio D according to the input current i_{in} is hard to control

because the relation of D and i_{in} is nonlinear. To achieve good controllability, the nonlinear system needs to be transformed into the linear system by the feedback linearization. Δi_m is current variations of i_m for one switching period T_s . The ripple component of V_c can be neglected by the large clamp capacitor value. V_i includes the information about the amplitude and the phase of v_{in} , the synchronization with v_{in} is implemented by using V_i as shown in Fig. 2. The current controller attempts to minimize the error value as the difference between i_o^* and the measured output current i_o by adjusting ΔD . Finally, D is obtained by adding ΔD to D_n where $H_i(s)$ and $H_v(s)$ are current sensor gain and voltage sensor gain, respectively. The small signal transfer functions of the duty ratio-to-output current and the output current-to-voltage, respectively. D_n is decoupled from i_{in} and the relation of ΔD and Δi_m is linear. Also, the rectified input current variation Δi_l is equal to the primary current variation $\Delta i_1 = \Delta i_m$ because $\Delta i_1 = \Delta i_2 / n$ is zero. Thus, the relation of i_l and D is linear. In conclusion, the nonlinear system becomes the first order linear system by controlling D . The inner loop is the current control loop and the outer loop is the output voltage control loop. The proposed control system is analyzed by using a small signal model. The crossover frequency of the open-loop transfer function $T_v(s)$ for the voltage controller is chosen much smaller than the open-loop transfer function $T_i(s)$. The proportional gain K_{pc} of $C_{ic}(s)$ is set up to be high enough to ensure the high bandwidth and make i_o track its current reference i_o^* rapidly. The proportional gain K_{pv} of $C_{vc}(s)$ is turned as small as where the variables $i_o(s)$, $v_o(s)$, and $d(s)$ are the small signals of i_o , V_o , and D , respectively. The PI compensator for the outer voltage loop $C_{vc}(s)$ and the P compensator for


the inner current, to be used by the dc-ac converter for their secondary current is zero according to the variation of the amplitude and the

Maximum efficiency of 95% full load power factor And their dc-ac converter provides the voltage for And switching their power efficiency and factor loop $C_{ic}(s)$ possible to have less influence on the current control loop, and the integral gain K_{iv} of $C_{vc}(s)$ is designed, the stability and dynamics of the proposed converter can be analyzed. shows the bode plot of $T_{op}(s)$ with designed parameters. The gain and phase margins are infinite and 140.1%, respectively. The proposed converter is a highly stable system whose stability is not affected by its gain. It also possesses considerable phase margin. Hence, it is theoretically acceptable for the controller's gain to tend to infinity since overshoots or oscillations will be damped by the high phase.



Design Guidelines: The design guidelines of the proposed converter are introduced. These guidelines help to define the ac-dc converter with the input voltage v_{in} . From (19), the voltages across the switches $S1$ and $S2$. if V_i , V_o , and D are selected, the voltage margin of the switches $S1$ and $S2$ can be calculated from (32). The soft switching of $S2$ is naturally achieved by the stored energy in L_{lk} and L_m . However, the ZVS design

of $S1$ is determined by L_m and p_o . The relationship between i_l and i_o has an inverse proportion with the relationship (16). Also, since the average of the secondary current is zero, the average of the magnetizing current $i_{m,avg}$ is equals to i_l and can be obtained from the relationship between i_l and i_o . Since V_i includes the information about the amplitude and the phase of v_{in} , the synchronization with v_{in} is implemented by using V_i as shown in. The current controller attempts to minimize the error value as the difference between i^* where f_s is the switching frequency. From Fig. 5, p_o , peak is twice the rated output power P_o because the average value of



Parameters	Symbols	Value
Input voltage	v_{in}	90~265V _{rms}
Output voltage	V_o	200V
Switching frequency	f_s	50kHz
Input capacitor	C_i	2.2μF
Clamp capacitor	C_r	2.2μF
Magnetizing inductance	L_m	435μH
Secondary leakage inductance	L_k	1μH
Primary winding turns	N_p	45turns
Secondary winding turns	N_s	18turns
Resonant capacitors	C_1, C_2	2.2μF
Output capacitor	C_o	330μF

Components	Symbols	Part number
Switches	S_1, S_2	W26NM60
Transformer core	T	PQ3535
Output diodes	D_1, D_2	15ETH03
Full-bridge diode rectifier		RBV-1506

the instantaneous output power p_o is the rated output power P_o . According to the variation of the duty ratio D , the critical magnetizing inductance value to satisfy the turn-on ZVS condition of the switches o and the measured output current by adjusting ΔD .

An experimental prototype was implemented to verify the theoretical analysis. It was designed for the following specifications: input voltage $v_{in} = 90\text{--}265$ Vrms, output voltage $V_o = 200$ V, rated output power $P_o = 400$ W, and switching frequency $f_s = 50$ kHz.

The major components and parameters of the prototype used for experiments were presented in

The turns ratio n of the transformer was selected as n

Then, the turn-on ZVS condition (36) of S_1 and S_2 resulted in $L_m < 460 \mu\text{H}$ and the magnetizing input voltage $v_{in} = 90\text{--}265$ Vrms, output voltage $V_o = 200$ V, rated output power $P_o = 400$ W, and switching

frequency $f_s = 50$ kHz. The major components and parameters

of the prototype used for experiments were presented in Table 1.

The turns ratio n of the transformer was selected as $n = 0.4$.

Then, the turn-on ZVS condition (36) of S_1 and S_2 resulted in $L_m < 460 \mu\text{H}$ and the magnetizing inductance L_m was selected as $435 \mu\text{H}$. Also, the resonant capacitors, $C_1 = C_2 = 6.6 \mu\text{F}$, were selected from the turn-off ZCS condition (37) of the output diodes D_1 and D_2 . The control algorithm was implemented fully in software using a single-chip microcontroller, Microchip the

resonant capacitors, $C_1 = C_2 = 6.6 \mu\text{F}$, were selected from the turn-off ZCS condition (37) of the output

diodes D_1 and D_2 . The control algorithm was implemented fully in software using a single-chip microcontroller, Microchip dsPIC30F3011. shows the waveforms of the input voltage and the input current. The input current is sinusoidal and in phase with the input voltage. The measured power factor is greater than 0.99. the resonant capacitors, $C_1 = C_2 = 6.6 \mu\text{F}$, were selected from the turn-off ZCS condition (37) of the output diodes D_1 and D_2 . The control algorithm was implemented fully in software using a single-chip microcontroller, Microchip shows the waveforms of the input voltage and the input current. The input current is sinusoidal and in phase with the input voltage. The measured power factor is greater than 0.99. by the reverse-recovery problem are reduced. The power efficiency under different loads. The measured power efficiency is over 95% at full load. The efficiency is measured by the digital power meter Yokogawa WT130. The measured maximum efficiency is about 95.1% at the full load. The turns ratio n of the transformer was selected as $n = 0.4$. Then, the turn-on ZVS condition (36) of S_1 and S_2 resulted in $L_m < 460 \mu\text{H}$ and the magnetizing inductance L_m was selected.

CONCLUSION

Therefore, the proposed converter is suitable for low-power applications. The proposed converter has low line current harmonic to comply with the IEC 61000-3-2 Class D limits and the high power factor of 0.995 by using the proposed control algorithm for both PFC and power control. The proposed control algorithm can be used to the boost type PFC ac-dc converters since it is

based on the control algorithm of the PFC boost converter in the continuous conduction mode. The proposed converter provides the high efficiency of 95.1% at the full load by the single power-processing, the turn-on ZVS mechanism of the switches by the active-clamp circuit, and the turn-off ZCS mechanism of the output diodes by the series resonance. Also, the resonant capacitors, $C_1=C_2 = 6.6 \mu\text{F}$, were selected from the turn-off ZCS condition (37) of the output diodes D_1 and D_2 . The control algorithm was implemented in software using a single-chip microcontroller. The proposed converter provides the high efficiency of 95.1% at the full load by the single power-processing, the turn-on ZVS mechanism of the switches by the active-clamp circuit, and the turn-off ZCS mechanism of the output diodes by the series

REFERENCES

1. Singh B, Singh B N, Chandra A, Al-Haddad K, Pandey A, and Kothari D P (2003), "A review of single-phase improved power quality AC–DC converters," *IEEE Trans. Ind. Electron.*, Vol. 50, No. 5, pp. 962–981.
2. Singh B, Singh B N, Chandra A, Al-Haddad K, Pandey A, and Kothari D P (2004), "A review of three-phase improved power quality ac–dc converters," *IEEE Trans. Ind. Electron.*, Vol. 51, No. 3, pp. 641–660.
3. Kim H S, Ryu M H, Baek J W, and Jung J H (2013), "High-efficiency isolated bidirectional AC–DC converter for a DC distribution system," *IEEE Trans. Power Electron.*, Vol. 28, No. 4, pp. 1642–1654, Apr. 2013.
4. Arias M, Lamar D G, Sebastian J, Balocco D, and Diallo A A (2013), "High efficiency LED driver without electrolytic capacitor for street lighting," *IEEE Trans. Ind. Appl.*, Vol. 49, No. 1, pp. 127–137.
5. Tamyurek B and Torrey D A (2011), "A three-phase unity power factor single stage AC–DC converter Based on an interleaved flyback topology," *IEEE Trans. Power Electron.*, Vol. 26, No. 1, pp. 308–318.
6. Moon S C, Koo G B, and Moon G W, "A new control method of interleaved.



International Journal of Engineering Research and Science & Technology

Hyderabad, INDIA. Ph: +91-09441351700, 09059645577

E-mail: editorijerst@gmail.com or editor@ijerst.com

Website: www.ijerst.com

